|
* u* _$ l R9 ~* @% a
寄存器初始化那里就给出来了啊,如果DSP要发数据给FPGA, 那么CLOCK是由DSP去控制的,如果DSP要接收FPGA的数据,则CLOCK是由FPGA控制的,START跟ENABLE信号是用来控制发送使能的。这是我的初始化配置(我是用8位宽度通信的,对于DSP来说,B是发送,A是接收):
/ ?" p0 U: u7 W+ D$ a; R$ Gstatic void UPPInit(void), Y! A# f! ?! |" H9 v+ u. N
{/ ^" x: R8 b$ q7 P3 _! A
unsigned int temp_reg = 0;0 s* O! V+ X' W+ k2 c2 c! i( U
' |1 ^4 N& T1 ^+ v
// Channel B params
/ `. Y& t" _' J6 \( T- |% j6 L CSL_FINST(temp_reg, UPP_UPCTL_DPFB, LJZF); //Left-justified, zero filled
2 z; x* G; f/ ~: Z CSL_FINST(temp_reg, UPP_UPCTL_IWB, 8BIT); //8-bit interface
; O0 {$ {/ N ] CSL_FINST(temp_reg, UPP_UPCTL_DPWB, FULL); //Channel B bit width = 8! [$ v* ?7 v: h w) K
CSL_FINST(temp_reg, UPP_UPCTL_DRB, SINGLE); //Single data rate, O( ?- G# B* m. F
* R c! e0 M$ O3 l) W
// Channel A params! y8 p% y' N0 X" l: u6 {' g
CSL_FINST(temp_reg, UPP_UPCTL_DPFA, LJZF); //Left-justified, zero filled0 B8 g" n. X8 A, t* `9 ~
CSL_FINST(temp_reg, UPP_UPCTL_IWA, 8BIT); //8-bit interface9 b' p9 D- P6 Z- [; k
CSL_FINST(temp_reg, UPP_UPCTL_DPWA, FULL); //Channel A bit width = 82 r- C+ ~6 ?' e0 m6 r. o
CSL_FINST(temp_reg, UPP_UPCTL_DRA, SINGLE); //Single data rate j) K1 l0 w- o" d- i
: V! h6 w# Q* e/ i CSL_FINST(temp_reg, UPP_UPCTL_CHN, TWO); //Channel A and Channel B are both active.6 D7 u- k( a/ i0 D2 O7 P# g
CSL_FINST(temp_reg, UPP_UPCTL_MODE, DUPLEX0); //Channel B transmit Channel A receive r: ?, X9 J& z3 e, O0 L6 Q
& L$ I% G6 e8 A h6 m upp_reg_hdl->UPCTL = temp_reg;
' ]; {0 ~! |7 d0 u# W" r* f
; s* g( E" | e* }/ y temp_reg = 0;
1 D2 H* _0 w( C/ j1 \
5 r o i: L k // Channel A params
0 Q- [* R9 Z6 ] //CSL_FINST(temp_reg, UPP_UPICR_TRISA, ENABLE); //Channel A data pins are in a high-impedance state while idle
$ B9 o# b7 w. E: m2 t" o9 ~ //CSL_FINS(temp_reg, UPP_UPICR_CLKDIVA, UPP_CLOCK_DIV); //Clock divisor
) F3 S% m) Z7 F* R CSL_FINST(temp_reg, UPP_UPICR_STARTA, ENABLE); //Channel A START Signal Enable.* p* ^" N1 \! o$ m$ K9 Y9 ~6 f6 V; w V
CSL_FINST(temp_reg, UPP_UPICR_ENAA, ENABLE); //Channel A ENABLE Signal Enable" L# g5 S. `2 z8 h+ b) Q
) t6 \4 ` o2 q; \ // Channel B params: R r! V* f% ^2 {. Q0 c
CSL_FINS(temp_reg, UPP_UPICR_CLKDIVB, UPP_CLOCK_DIV);
/ B$ F, t0 W6 Y6 s L6 v v; o CSL_FINST(temp_reg, UPP_UPICR_STARTB, ENABLE); //Channel B START Signal Enable.1 e2 n6 y0 |: q
CSL_FINST(temp_reg, UPP_UPICR_ENAB, ENABLE); //Channel B ENABLE Signal Enable% V: l7 u: V* C+ E, Z8 \
a. q" G N1 a6 i4 H' @ upp_reg_hdl->UPICR = temp_reg; t- c! n( n3 q1 g2 y8 t
& y- A$ Y. ^9 j$ C" V //temp_reg = 0;
) v1 l W& I! x( Y9 a
4 X1 M1 D7 Y" l q //CSL_FINS(temp_reg, UPP_UPIVR_VALB, 0x7b7b); //Channel B idle value7 a" G7 w/ K/ }: T2 v, \
//CSL_FINS(temp_reg, UPP_UPIVR_VALA, 0x7f7f); //Channel A idle value
% [. v1 i7 f7 b- h
4 k4 Q4 }; m! a% _ //upp_reg_hdl->UPIVR = temp_reg; I+ H6 R" s: k/ l8 @0 ?- {$ G( B5 U' a
. U' u5 N, R1 R5 c* i //temp_reg = 0;
# a. o& s0 O& D! g' o6 V' @! R3 `8 k; U6 ?* h( f
//CSL_FINST(temp_reg, UPP_UPTCR_RDSIZEI, 256B); //set 256B DMA I 5 _7 \8 {6 u7 E: f) w+ z; }0 H
//upp_reg_hdl->UPTCR = temp_reg;
$ D) g& e4 i) a
9 l+ P, l2 M0 p) w' c' B& L- o //temp_reg = 0;( c, I' c' m' m3 y1 ~
//CSL_FINST(temp_reg, UPP_UPDLB_BA, ENABLE); //B to A loopback mode enable+ J2 X& L h4 J1 G
//upp_reg_hdl->UPDLB = temp_reg;8 @3 \4 M1 \/ R, ^# f! F) @
! y) b l0 _, j9 l& q
} |
|