|
6 H$ Y! e, Q4 x! X- ]: p
寄存器初始化那里就给出来了啊,如果DSP要发数据给FPGA, 那么CLOCK是由DSP去控制的,如果DSP要接收FPGA的数据,则CLOCK是由FPGA控制的,START跟ENABLE信号是用来控制发送使能的。这是我的初始化配置(我是用8位宽度通信的,对于DSP来说,B是发送,A是接收):
' d- N; |: A9 A; ]static void UPPInit(void)
& Z/ J' Z1 k' h5 p9 o! R{
1 s0 X# X5 g, y' T5 u unsigned int temp_reg = 0;9 r) z6 h* z1 W, Z
) J. `, ]3 Y, r1 c0 v" z9 a // Channel B params6 Z( r& H( _9 ?& f, b& D
CSL_FINST(temp_reg, UPP_UPCTL_DPFB, LJZF); //Left-justified, zero filled
+ j1 w( V3 m9 c/ x% Z1 P3 W9 C CSL_FINST(temp_reg, UPP_UPCTL_IWB, 8BIT); //8-bit interface
$ G5 A4 m+ v$ L4 U1 M' E3 K( V CSL_FINST(temp_reg, UPP_UPCTL_DPWB, FULL); //Channel B bit width = 8
6 h" v6 w* Q6 G CSL_FINST(temp_reg, UPP_UPCTL_DRB, SINGLE); //Single data rate7 a8 P$ V8 U5 R, B8 j I- R4 o
: ~2 \+ d1 J _4 L+ P/ a
// Channel A params
. o4 S, S* v( A$ ^2 w9 R1 z$ z CSL_FINST(temp_reg, UPP_UPCTL_DPFA, LJZF); //Left-justified, zero filled; g& r, V* N% N$ P0 e0 ~- _
CSL_FINST(temp_reg, UPP_UPCTL_IWA, 8BIT); //8-bit interface7 o2 T R! g9 z- x- X+ {4 ^# ]
CSL_FINST(temp_reg, UPP_UPCTL_DPWA, FULL); //Channel A bit width = 8$ f8 ]# ^4 ]7 E; F+ p, M
CSL_FINST(temp_reg, UPP_UPCTL_DRA, SINGLE); //Single data rate; k8 U b5 i8 w- F: Q
! g* S# ^: K- [( ] CSL_FINST(temp_reg, UPP_UPCTL_CHN, TWO); //Channel A and Channel B are both active.6 B, A' d& n) u: O
CSL_FINST(temp_reg, UPP_UPCTL_MODE, DUPLEX0); //Channel B transmit Channel A receive
: H% L3 ?' {8 t- h# P# E) a
3 K, J) _. a ^" ~$ r9 [ upp_reg_hdl->UPCTL = temp_reg;
y$ y% l4 y: t$ f: [- B! ~& i# N. \, h
temp_reg = 0;
( s: ~# o0 v; }6 S+ _+ I0 `! ~: m% B0 l; l3 v7 N, ]( l K$ r
// Channel A params5 }+ n+ a* w% G, T# d0 w, J
//CSL_FINST(temp_reg, UPP_UPICR_TRISA, ENABLE); //Channel A data pins are in a high-impedance state while idle
" |9 c; O0 O2 k; u3 B/ D6 X4 }) o% [9 y //CSL_FINS(temp_reg, UPP_UPICR_CLKDIVA, UPP_CLOCK_DIV); //Clock divisor" ]; V$ T! W/ P' ~/ R M; V" ?0 F
CSL_FINST(temp_reg, UPP_UPICR_STARTA, ENABLE); //Channel A START Signal Enable.
' L3 y9 p5 K P2 p9 z CSL_FINST(temp_reg, UPP_UPICR_ENAA, ENABLE); //Channel A ENABLE Signal Enable
, q' n* f' p& y1 k% e2 s1 N0 N# @/ c( M- s
// Channel B params6 D4 R- }+ L" D
CSL_FINS(temp_reg, UPP_UPICR_CLKDIVB, UPP_CLOCK_DIV);
1 h+ D: Y1 n3 e* a: G; J" V" ~: { CSL_FINST(temp_reg, UPP_UPICR_STARTB, ENABLE); //Channel B START Signal Enable.
1 x) U, L8 z# [2 T. _# A* S CSL_FINST(temp_reg, UPP_UPICR_ENAB, ENABLE); //Channel B ENABLE Signal Enable& l! @$ A9 a9 J n0 ?
% ]5 [& T, a% [. C upp_reg_hdl->UPICR = temp_reg;2 X* Z! e5 Y# B% M# F) j0 P
! M! i2 a, N1 m8 l w/ h) U //temp_reg = 0;
0 K/ _# s1 e2 R0 B- z( O/ r* {! o! Q4 m; `
//CSL_FINS(temp_reg, UPP_UPIVR_VALB, 0x7b7b); //Channel B idle value
5 {: \. y: X6 ?: u# G6 Q) j //CSL_FINS(temp_reg, UPP_UPIVR_VALA, 0x7f7f); //Channel A idle value
% l; k% U- L0 t& c
9 f8 f0 }& ?* N3 Q; B4 \% W //upp_reg_hdl->UPIVR = temp_reg;
$ T' }3 R6 ^9 \0 f, a& Z- |7 @1 l3 {) D$ o \! l- k
//temp_reg = 0;' ?! U( J' r: f3 r8 Z. g
7 X, ?6 O" R# E8 }3 a
//CSL_FINST(temp_reg, UPP_UPTCR_RDSIZEI, 256B); //set 256B DMA I * o; @0 b" ~+ x5 v! c' c
//upp_reg_hdl->UPTCR = temp_reg;2 q2 I4 o: u2 I% ?
& y. V/ r$ M) a( a6 s) k. p //temp_reg = 0;
$ N, d# o! ~% t* @! i //CSL_FINST(temp_reg, UPP_UPDLB_BA, ENABLE); //B to A loopback mode enable
+ Z% n5 D' t+ h; \: c! i //upp_reg_hdl->UPDLB = temp_reg;
' \/ z+ C& i7 G/ S; b2 ]1 F& |
3 b# S3 T. W, |# D} |
|